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Abstract
We study the problem of identifying the complete set of
pairs ofinputpatternsthatcancausedifferenttypesof haz-
ards to appear at a circuit line. A novel methodology to
implicitly identify all possible input conﬁgurations is pro-
posed. The technique is based on a systematic derivation
of the conditions for the occurrence of static and dynamic
hazards at a line, which are subsequently formulated as
Boolean functions deﬁned over variables representing the
primary input signals. Our experimental results demon-
strate that the proposed approach is very promising and
outperforms existing approaches. In addition, they show
that a proposed solution for the decision problem of haz-
ard existence at a circuit line is very efﬁcient.
1 Introduction
Identiﬁcation of hazards is a major problem encoun-
tered in many areas of VLSI CAD, such as circuit synthe-
sis, timing analysis and veriﬁcation, and testing. Hazards
are of signiﬁcant importance in asynchronous circuit de-
sign. In the context of combinational circuit synthesis, the
existence of hazards may be of no consequence, as in the
case of combinational modules embedded in synchronous
systems. However, in the case where combinational logic
generates signals that control internal variables of sequen-
tial circuits, the existence of hazards may lead to signiﬁ-
cant circuitmalfunction. Moreover,combinationalhazards
must be considered in timing analysis and veriﬁcation [9],
[17], as well as test generation [4], [12]. In particular, in
the context of testing, hazard identiﬁcation becomes cru-
cial in generating tests that will not be invalidated when
applied to the circuit under test.
Combinational hazards, classiﬁed as either static or dy-
namic, have long received wide attention in the literature
and have been attacked from a variety of directions, in-
cluding hazard analysis [23], design of hazard-freecircuits
via hazard elimination [11] and [16], algebras for accu-
rate hazard identiﬁcation during vector simulation [6], and
hazard-free test generation [1], [4], and [12].
Most of the original work on combinational hazards fo-
cused on the detection and elimination of hazards caused
by single-input changes (SIC) (see [8] and [13], among
others). The extension to multi-input change (MIC) tran-
sitions, which overall resulted in the identiﬁcation of static
hazards, was proposedin [7], which further classiﬁed MIC
static hazards into function and logic hazards. Function
static hazards are caused by stray delays present at the cir-
cuit inputs and can be detected by examining the boolean
functions realized by the circuit. Thus, they are indepen-
dent of a speciﬁc circuit implementation. Logic static haz-
ards are closely related to internal propagation times on
the signal paths and, thus, they depend on the circuit im-
plementation.
[2] and[3], amongothers, extendedearlier work to han-
dle both static and dynamic hazard detection. The tech-
nique in [2] is particularly interesting since it is based on
the deﬁnition of a unateness criterion for the appearanceof
static and dynamic hazards. However, the method depends
oncircuitunfoldingandultimatelyonpathenumeration. A
major disadvantageamongmost of the methodsmentioned
above is that they assume sum-of-products function rep-
resentations, which is prohibitive for large circuits. Most
importantly, a set of input changes (pairs of input patterns)
is an input parameter to the detection problem. Boolean
differential calculus ([21]), which is a comprehensive the-
oretical framework that encompasses and generalizes the
algebraic concepts introduced by the former researchers,
was applied to hazard detection in [20]. Separate crite-
ria for static, dynamic, and even sequential hazards are
presented in [20]. Unfortunately, this approach requires
rather extensive computational work and cannot be effec-
tively applied to large circuits. The possibility for an alter-
native methodology for static and dynamic hazard analy-
sis is mentioned in the more recent work of [14], where a
frameworkfor generatingpath-recursivefunctionsthat can
be used for timing analysis and delay test generations is
presented. This is an overly complex framework for our
problem formulation.
In this paper, we examine the problemof combinational
hazard detection and propose a methodology to implicitly
identify the complete set of input changes that could ex-
cite different types of combinational hazards at a circuit
line. Thus, we examine the problem of generating boolean
functions, one per circuit line, whose minterms correspond
to all possible pairs of input patterns that can cause the
existence of a particular type of hazard at the line. We
refer to these functions as the hazard identiﬁcation func-
tions. The computed functions are deﬁned over variables
that represent the initial and ﬁnal values of the transient
primary input signals. The proposed approach is based
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the conditions for the occurrence of hazards are derived
and formulated as a boolean function in a recursive man-
ner with respect to the already derived hazard functions
at the predecessor lines. Different functions are generated
to distinguish between static and dynamic hazards. Under
the above arguments, the proposed formulation for hazard
identiﬁcation functions does not depend on path recursive
argumentsthatarerequiredforthetiminganalysisandpath
delay fault generation procedures presented in [14].
Hazardous line behavior using functional sensitivity
analysis is also studied in [10]. The concept of line sta-
bility functions from [1] is used and expanded to generate
glitchy signal transition sets, that are used to predict signal
interaction during the process of crosstalk identiﬁcation in
deep sub-microndesigns. The glitchy signal transition sets
are an alternative formulation for the hazard functions that
we propose,and is based on the premise of identifyingsets
of input patterns that set a line to a stable value (stable-
0, stable-1 or dynamic hazard-free transitions) and utiliz-
ing these sets to derive the hazardous input sets. Stability
functions can be generated relatively fast and efﬁciently in
manycases [15]. However,there arecases wherethe mem-
ory requirements are prohibitive (our experimental results
in Section 4 verify this). Instead, we identify the necessary
conditions that must occur at a gate’s inputs in order to ex-
cite a hazard at the gate’s output. This formulation tends
to be more complex than the one in [10], but it speciﬁcally
avoids the generation of stability functions.
In this work we assume that gates and wires can have
arbitrary ﬁnite delays, which means that the circuit oper-
ates correctly regardless of the delays of its gates or wires.
This is known as the unbounded delay model ([11], [16]).
A pure delay model is also assumed, where the presence
of slow inertia is negligible and a pulse of any length can
propagate. This is a worst-case model that provides only
necessary conditionsfor the existence of hazards under the
inertial delay model, where glitches may be suppressed.
The rest of the paper is organized as follows. Section 2
presents basic deﬁnitions and an analysis on the necessary
conditions for hazard creation and propagation at a circuit
line. The proposed hazard-identiﬁcation function formu-
lation is presented in Section 3. Experimental results are
presented in Section 4, and Section 5 concludes.
2 Preliminaries
We ﬁrst present a brief introduction to combinational
hazards and the basic notation used throughout this paper.
Next, we discuss the concept of hazard creation (the ﬁrst
instance that a hazard appears at a line), which we then ex-
pand to derive the necessary conditions for static and dy-
namic hazard occurrence at a line.
Combinational hazards are classiﬁed as either static or
dynamic. A static hazard is the possible occurrence of one
or more transient pulses on a signal line whose static value
Table 1: Signal values and correspondingnotation
Single Symbol Sets of Symbol
Value Values
Stable at 1   s1 Initial-1 1 −∈ { s1,s1h,F,dF}
Stable at 0   s0 Initial-0 0 −∈ { s0,s0h,R,dR}
Rising   R Final-1 −1 ∈{ s1,s1h,R,dR}
Falling   F Final-0 −0 ∈{ s0,s0h,F,dF}
Static-1 † s1h
Static-0 † s0h
Dynamic-R † dR
Dynamic-F † dF
  No hazard † hazard
does not change after an input change. A static-1 hazard is
one wherethe valueat the signal line is supposedto remain
constant at logic 1 both before and after the input change,
but in-between one or more negative pulses (1 → 0 → 1)
are generated. Static-0 hazards are deﬁned analogously,
where the value at the signal line is supposed to remain
constant at logic 0.
A dynamic hazard is the possible occurrence of one or
more transient pulses at a signal line whose static value
changesafteraninputchange. A dynamicrising(dynamic-
R) hazard is characterized by one or more positive pulses
(0 → 1 → 0) while the value of the signal line is chang-
ing from 0 → 1 (rising). Similarly, in a dynamic falling
(dynamic-F) hazard negative pulses may occur while the
signal value changes from 1 → 0 (falling).
Columns 1-2 of Table 1 list the notation that we use
to deﬁne single signal values. The ﬁrst four values
(s1,s0,R,F) represent hazard-free values, and the next
four (s1h,s0h,dR,dF) represent the four possible com-
binational hazards. Columns 3-4 of Table 1 show the sets
of single values we consider, and their corresponding no-
tation. Each of these sets specify only initial or ﬁnal signal
valuerequirementsthatmayormaynothavehazards,since
each one represents a subset of the eight single values.
It is assumed that the changes in the primary input sig-
nals of the circuit may or may not take place simultane-
ously. However,each primary input may change only once
during a single transition.
We use the following deﬁnitions when discussing the
concept of hazard creation.
Deﬁnition 2.1. A primary static hazard is a static hazard
at the output line of a gate whose input lines are all hazard-
free.
Deﬁnition 2.2. A primary dynamic hazard is a dynamic
hazard at the output line of a gate whose input lines are all
free of dynamic hazards.
The necessary gate input conditions for the creation of
primary static hazards at the output of the gate are shown
in Fig. 1(a). For an AND or a NOR gate, a primary s0h
is created if all three following conditions exist: (i) at least
one of its inputs has a hazard-freerising transition (R), (ii)R
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Figure 1: (a) Primary static hazards (b) Primary dynamic hazards
at least one of its inputs has a hazard-free falling transi-
tion (F), and (iii) all remaining inputs are hazard-free and
stable at a non-controlling value (s1 for AND and s0 for
NOR). A primary s1h is created in a similar manner at the
output line of a NAND or an OR gate.
The existence of static hazards is a prerequisite for the
creation of primary dynamic hazards. Fig. 1(b) shows the
conditions for the occurrence of primary dR and primary
dF hazards. For example, a dR(dF) hazard may be cre-
ated at the output of an AND gate if all of the following
conditions occur: (i) at least one of its inputs has a R(F)
value, (ii) at least one of its inputs has a s1h value, and (iii)
all remaining inputs are hazard-free and stable at a non-
controlling value (s1).
We expandtheconditionsforprimaryhazardcreationto
describethegenerationofa hazardatsomearbitrarycircuit
line. The necessary conditions on the input signals of an
AND gate in order for each of the four types of hazards to
occur at the gate’s output, are given below. The conditions
for other types of gates (such as NAND, OR, and NOR)
can be derived in an analogous manner.
Static-1 hazards in AND gates (illustrated in Fig. 2):
(i) At least one input has a static-1 hazard (s1h)
(ii) All inputs have an initial-1 and ﬁnal-1 value
(1−∩− 1 ∈{ s1,s1h})
Static-0 hazards in AND gates (illustrated in Fig. 3):
Case A:
(i) At least one input has a static-0 hazard (s0h)
(ii) Remaining inputs have an initial-1 or ﬁnal-1 value
(1−∪− 1 ∈{ s1,s1h,R,F,dR,dF})
Case B:
(i) At least two inputs have opposite initial and ﬁnal values
(ii) Remaining inputs have an initial-1 or ﬁnal-1 value
(1−∪− 1 ∈{ s1,s1h,R,F,dR,dF})
Dynamic-R hazards in AND gates (illustrated in Fig. 4):
Case A:
(i) At least one input has a dynamic-R hazard (dR)
(ii) All inputs have a ﬁnal-1 value (−1)
Case B:
(i) At least one input has a static-1 hazard (s1h)
(ii) At least one input has an initial-0 value (0−)
(iii) All inputs have a ﬁnal-1 value (−1)
Dynamic-F hazards in AND gates (illustrated in Fig. 5):
Case A:
(i) At least one input has a dynamic-F hazard (dF)
(ii) All inputs have an initial-1 value (1−)
Case B:
(i) At least one input has a static-1 hazard (s1h)
(ii) At least one input has a ﬁnal-0 value (−0)
(iii) All inputs have an initial-1 value (1−)
3 Hazard-Identiﬁcation Functions
We show how the hazard occurrence conditions derived
in Section 2 can be used to formulate Boolean functions
whose onset is all possible input patterns that may cause
the presence of a hazard at a line. A different function is
deﬁned for each of the four possible types of hazards.
Let I = {i1,i 2,...,in} be the set of the primary inputs
and L = {i1,i 2,...,in,i n+1,...,iz} the set of all circuit
lines. We deﬁne 2 ·| I| boolean variables , such that for
every input ik ∈ I, variables i1
k and i2
k represent the ini-
tial and ﬁnal value of input ik, respectively. Variable set
I1 = {i1
1,i 1
2,...,i1
n} denotes the initial primary input val-
ues and variable set I2 = {i2
1,i 2
2,...,i2
n} denotes the ﬁnal
primary input values. Functions f 1
l (I1) and f2
l (I2), de-
note the functionality of a line l ∈ L with respect to the
initial and ﬁnal input variables, respectively.
Assume an AND gate g with output line l and set of
fanin lines denoted by FI(g). We derive the hazard identi-
ﬁcation function for each of the four types of hazards that
may occur at the output of an AND gate. The correspond-
ing functions for other types of gates can be derived based
on similar arguments.
The static-1 hazard identiﬁcation function for line l, de-
noted by S1Hl(I1 ∪ I2), is the Boolean function whose
onset is all pairs of input patterns that may cause a static-1
hazard to appear at line l. This function is given below:
S1Hl =


 
∀i∈FI(g)
 
f1
i · f2
i
 

 ·


 
∀i∈FI(g)
S1Hi

 (1)
The product term in Equation (1) satisﬁes condition (ii)
which requires every fanin i ∈ FI(g) of gate g to have
both an initial-1 value (f 1
i ) and a ﬁnal-1 value (f 2
i ). The
summation term in Equation 1 guarantees that at least one
of the lines in FI(g) has a static-1 hazard (condition (i)).
The static-0 hazard identiﬁcation function, denoted by
S0Hl, is formulated in a similar manner by observing the
necessary hazard occurrence conditions derived in Section
2.
For Case A, S0HA
l (I1 ∪ I2) is given by:
S0HA
l =
 
I⊆FI(g)

 S0HI ·
 
J⊂FI(g)
 
f1
J + f2
J
 

 , (2)
where J ∈ FI(g)\I
The outer-most summation is over all possible subsets
among the lines in FI(g) (condition (i)). For example, if
FI(g)={a,b}, then
 
I⊆FI(g) f = fa +fb +fa ·fb, for...
. . .
...
(ii)
(ii)
(i)
Figure 2: Criteria for s0h to appear at the output of AND gate
...
. . . ...
Case (B)
Case (A)
(i)
(i)
(ii)
(ii)
...
(ii)
(ii)
(i)
. . .
Figure 3: Criteria for s1h to appear at the output of AND gate
some arbitrary function f. The inner product term sets all
the remaining fanins J ∈ FI(g)\I to either an initial-1 or
ﬁnal-1 value (condition (ii)).
Even though the above formulation may seem as com-
putationally expensive, in practice, it is very efﬁcient and
this is veriﬁed from our experimental results (see Section
4). There are two reasons for this. First, the number of
gates’ fanins is typically a very small constant in order to
avoid excessive gate delays. This is actually a very strin-
gent constraint in most of today’s synthesis tools for delay
optimization. Second, a considerable number of the terms
in the summation of Equation 2 may not have to be com-
puted. When a single fanin i is shown to be static-0 hazard
free (S0Hi =0 ) all the terms of the summation that cor-
respond to subsets that contain i need not be generated.
Clearly, the same applies to to pairs of fanins that can not
assume a static-0 hazard at the same time, triples of fanins,
and so on.
For Case B, S0HB
l (I1 ∪ I2) is derived by:
S0HB
l =
 
I⊂FI(g){ (DFI + f1
I · f2
I )·
 
J⊂FI(g)[ (DRJ + f1
J · f2
J)·
 
K⊂FI(g)(f1
K + f2
K)]},
(3)
where J ∈ FI(g)\I, K ∈ FI(g)\(I ∪ J)
Function S0HB
l satisﬁes the conditions under which at
least two fanins have opposite initial and ﬁnal values (con-
dition (i)), and the remaining fanins have either an initial-
1 or ﬁnal-1 value (condition (ii), given by the inner-most
product term at the third line in Equation 3).
. . .
...
...
Case (A)
...
. . .
...
Case (B)
(i)
(ii)
(ii)
(i)
(iii)
(ii),
(iii)
Figure 4: Criteria for dR to appear at the output of AND gate
. . .
. . .
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...
...
...
(iii)
(i)
(iii)
(ii),
(ii)
(ii)
(i)
Case (A)
Case (B)
Figure 5: Criteria for dF to appear at the output of AND gate
From Equations 2 and 3, function S0Hl is clearly de-
rived by:
S0Hl = S0HA
l + S0HB
l (4)
The functions for dynamic-R and dynamic-F hazards,
denoted by DRl(I1 ∪ I2) and DFl(I1 ∪ I2) respectively,
are given below:
DRl =



 
∀i∈FI(g)
f2
i


 ·

 
 
 
I⊆FI(g)
DRI +
 
I⊂FI(g)


S1HI ·
 
J⊂FI(g)
f1
J




 
 
,
(5)
where J ∈ FI(g)\I, K ∈ FI(g)\(I ∪ J)
DFl =



 
∀i∈FI(g)
f1
i


 ·

 
 
 
I⊆FI(g)
DFI +
 
I⊂FI(g)


S1HI ·
 
J⊂FI(g)
f2
J




 
 
,
(6)
where J ∈ FI(g)\I, K ∈ FI(g)\(I ∪ J)
The ﬁrst product in Equation 5 (resp. 6) satisﬁes the
condition that all inputs must have a ﬁnal-1 (resp. initial-
1) value. The expression in the curling brackets satisﬁes
condition (i) of Case A or conditions (i) and (ii) of Case B,
for both functions.
The termination conditions for the recursive deﬁnitions
of the hazard identiﬁcation functions are clearly S1Hl =
S0Hl = DRl = DFl =0 ,l∈ I, since all primary in-
putsare assumedto behazard-free. We generatethe hazard
identiﬁcationfunctionsforall circuitlines bya singletopo-
logical traversal of the circuit, starting at the primary input
lines.We observe that there is some redundancy in the pro-
posed function formulations. However, this redundancy is
useful for computational efﬁciency. For example, in the
deﬁnition of S1Hl (Equation 1), if
 
∀i∈FI(g)(f1
i · f2
i ) is
not satisﬁed then a s1h value can never occur at the out-
put line of gate g because it is not possible to set all of
the fanins of g to value 1 simultaneously. This case can be
identiﬁed without spending any time computing the sum-
mation in Equation 1, which is the more expensive of the
two parts in terms of computational complexity. The same
applies for
 
∀i∈FI(g) f2
i in Equation 5 and
 
∀i∈FI(g) f1
i
in Equation 6.
Finally, the set of all hazardous input transitions at out-
put line l of a gate g, denoted by Hl(I1 ∪ I2),i sg i v e n
by:
Hl = S1Hl + S0Hl + DRl + DFl (7)
4 Experimental Results
We developedtheproposedapproachusingBDDs [5]to
represent the boolean functions. The implementation was
done in C language, on top of the BDD package of [18],
and run on a 900MHz SunBlade 1000 workstation. Ex-
perimentalresults forthe ISCAS’85combinationalcircuits
and the full-scanned versions of the ISCAS’89 circuits are
presented.
Table 2 lists our ﬁndings when functionHl (fromEqua-
tion 7) was generated per circuit line. Column 1 shows
the circuit name and Columns 2-3 and 4-5 list the results
obtained when the ordering of the BDD variables is ran-
domly ﬁxed and when automatic reordering is allowed, re-
spectively. Columns 2 and 4 show the CPU time (in sec-
onds) and Columns 3 and 5 show the memory utilization
(in MBs). The best time is shown is bold numbers in ei-
ther Column 2 or Column 4. We have observed that for
the cases that the approach fails when the BDD variables’
order remains ﬁxed (indicated by † in Columns 2-3), the
majority of the CPU time when dynamic reordering is en-
abled (Column 4) is spend on variable reordering.
It is well known that certain functions cannot be rep-
resented efﬁciently by BDDs under any variable ordering.
An example of such functions is circuit c6288 which is
a 16-by-16 multiplier (indicated by   in Table 2, Column
1). In such cases, we can generate partial solutions by ﬁx-
ing a small cardinality subset I  of the input variable set
I to either 0 or 1. Iteration of this approach over all the
possible 2I
 
combinations guarantees a complete solution.
The results given for circuit c6288 in Columns 4-5 were
derived based on this simpliﬁcation heuristic, when 8 vari-
ables were ﬁxed over 28 iterations. The time reported for
this circuit is in hours.
Columns 6 and 7 of Table 2 list the percentage of CPU
time and memory reduction obtained from the proposed
approach over the glitchy signal transition set generation
Table 2: Results for the ISCAS’89 and ISCAS’85 circuits.
FIXED DYNAMIC REDUCTION DECISION
ORDERING REORDERING from [10] PROBLEM
Circuit Time Mem. Time Mem. Time Mem. Time Mem.
(secs) (MBs) (secs) (MBs) (%) (%) (secs) (MBs)
s298 0.05 1.3 0.06 1.3 70.5 65.0 0.02 0.7
s344 0.13 1.5 0.13 1.5 59.4 21.4 0.06 0.9
s349 0.11 1.5 0.11 1.5 60.7 27.1 0.06 0.8
s382 0.08 1.3 0.06 1.3 81.2 61.1 0.01 0.6
s386 0.31 4.1 0.31 4.1 22.5 9.0 0.20 1.5
s400 0.07 1.3 0.08 1.3 75.0 53.6 0.06 0.9
s420 † † 11.93 11.6 ‡ ‡ 2.11 7.3
s444 0.15 2.2 0.14 2.2 56.2 20.2 0.09 1.0
s526 0.14 2.1 0.13 2.1 45.8 22.3 0.09 1.0
s526n 0.13 2.1 0.14 2.1 44.9 22.7 0.08 1.0
s641 5.09 35.4 30.84 34.0 67.5 3.1 10.13 20.9
713 5.44 37.0 30.17 34.8 58.5 3.3 11.09 21.5
s820 68.42 79.8 11.01 29.1 -61.1 -8.9 4.09 10.2
s832 69.86 80.2 12.63 29.1 -65.3 -5.1 4.61 9.9
s953 1.79 16.3 1.82 16.3 35.4 2.1 0.72 10.3
s1196 5.20 35.4 17.44 28.3 27.0 1.1 10.31 13.5
s1238 5.18 35.2 17.44 28.2 24.5 1.5 9.22 13.3
s1423 † † 146.75 18.6 ‡ ‡ 11.11 11.9
s1488 3.52 30.8 3.57 30.8 33.3 15.0 0.91 10.3
s1494 3.44 30.7 3.44 30.7 29.8 13.5 0.89 10.1
s9234 † † 1427.48 204.9 ‡ ‡ 13.01 33.3
c880 101.61 101.2 1799.62 60.3 17.1 2.7 8.4 32.0
c1355 † † 59.7h 935.1 ‡ ‡ 210.1 65.3
c1908 3009.17 133.1 5190.17 95.7 12.0 1.3 56.3 51.3
c2670 31.14 54.5 433.19 33.2 25.3 12.2 1.5 15.9
c3540 † † 1915.83 60.5 43.4 38.4 20.3 41.2
c5315 † † 1650.72 49.4 52.5 45.3 13.9 28.4
c6288  † † 63.36h 950.0 ‡ ‡ 891.5 73.3
c7552 26.99 58.0 1285.43 57.6 22.2 11.2 6.4 53.3
† Approach failed due to space requirements exceeding 1,000 MBs
‡ [10] failed to terminate using up to 1,000 MBs
procedure of [10]. We implemented the latter procedure
using also BDDs, and run it under both ﬁxed variable or-
dering and dynamic reordering. The results reported are
the best ones obtained under any of the two orderingmeth-
ods. We observe that in several cases the reduction is
considerable. Moreover, our approach succeeded in sev-
eral cases where the approach in [10] failed due to exces-
sive space requirements (these cases are indicated by ‡ in
Columns 6-7).
We also used the simpliﬁcation(variableﬁxing)method
as a heuristic for examining the decision problem of haz-
ard existence at a circuit line. Instead of considering all
possible 2I
 
iterations, we now terminate as soon as the
line hazard function under some iteration is not the con-
stant 0 function. In practice, if a line has a hazard it will be
created by several input conditions, and, thus, the variable
ﬁxing method quickly determines if a hazard exists at the
line. If a line is hazard-free, all iterations of the variable
ﬁxing method must be carried through before determining
that a hazard does not exits. However, each iteration ter-
minates relatively much faster than the overall approach
(where no variables are ﬁxed), and, as long as the cardinal-
ity of I  is kept small, the variable ﬁxing approach is very
efﬁcient. The results are shown in Columns 8-9 of Table
2. The size of I  was set between 5-8 inputs. These results
demonstrate that the proposed approach is very promising
and its performance is only expected to be improved when
non-canonicalrepresentations,along with sophisticatedal-
gorithms for determining satisﬁability are employed.5 Conclusion
We have presented a systematic methodology for gen-
erating functional descriptions of the complete set of haz-
ardousinputtransitionsin combinationalcircuits. Thepro-
posed function formulation is based on the identiﬁcation
of all the necessary conditions at a gate’s input signals,
for a speciﬁc type of hazard to appear at the gate’s out-
put. The experimental results obtained demonstrate that
the proposed approach is very promising. The approach
also supports identiﬁcation of hazards caused by single-
input changes (SIC), by restricting (cofactoring) the gen-
erated functions appropriately. This is of particular im-
portance in the context of synthesis of hazard-free circuits
since it is well known that hazards which are caused by
SICs can always be eliminated.
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